V_{DSS}	900	V
I_D	8	A
P_D (T_C=25℃)	57	W
$R_{DS(ON)Typ}$	1.3	Ω

General Description：

8N90 , the silicon N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-220F, which accords with the RoHS standard.

TO-220F





1.Gate (G)
2.Drain (D)
3.Source (S)

Features：

- **Fast Switching**
- **ESD Improved Capability**
- **Low Gate Charge (Typical Data:47nC)**
- **Low Reverse transfer capacitances(Typical:12pF)**
- **100% Single Pulse avalanche energy Test**

Applications：

Power switch circuit of adaptor and charger.

Absolute（T_J= 25℃ unless otherwise specified）：

Symbol	Parameter	Rating	Units
V_{DSS}	Drain-to-Source Voltage	900	V
I_D	Continuous Drain Current T_C = 25°C	8	A
	Continuous Drain Current T_C = 100 °C	5.4	A
I_{DM} [a1]	Pulsed Drain Current T_C = 25°C	32	A
V_{GS}	Gate-to-Source Voltage	±30	V
E_{AS} [a2]	Single Pulse Avalanche Energy	340	mJ
dv/dt [a3]	Peak Diode Recovery dv/dt	5.0	V/ns
P_D	Power Dissipation T_C = 25°C	57	W
	Derating Factor above 25°C	0.46	W/℃
$V_{ESD(G-S)}$	Gate source ESD (HBM-C= 100pF, R=1.5kΩ)	4000	V
T_J， T_{stg}	Operating Junction and Storage Temperature Range	150，–55 to 150	℃
T_L	Maximum Temperature for Soldering	300	℃

Electrical Characteristics（T_J= 25℃ unless otherwise specified）：

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V_{DSS}	Drain to Source Breakdown Voltage	V_{GS}=0V, I_D=250μA	900	--	--	V
$\Delta BV_{DSS}/\Delta T_J$	Bvdss Temperature Coefficient	ID=250uA,Reference25℃	--	0.6	--	V/℃
I_{DSS}	Drain to Source Leakage Current	V_{DS} = 900V, V_{GS}= 0V, T_J = 25℃	--	--	25	μA
		V_{DS} =720V, V_{GS}= 0V, T_J = 125℃	--	--	250	
$I_{GSS(F)}$	Gate to Source Forward Leakage	V_{GS} =+20V	--	--	10	μA
$I_{GSS(R)}$	Gate to Source Reverse Leakage	V_{GS} =-20V	--	--	-10	μA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$R_{DS(ON)}$	Drain-to-Source On-Resistance	V_{GS}=10V,I_D=4A	--	1.3	1.5	Ω
$V_{GS(TH)}$	Gate Threshold Voltage	V_{DS} = V_{GS}, I_D = 250μA	2.0		4.0	V
Pulse width tp≤300μs,δ≤2%						

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
g_{fs}	Forward Trans conductance	V_{DS}=15V, I_D =4A	--	9.2	--	S
C_{iss}	Input Capacitance	V_{GS} = 0V V_{DS} = 25V f = 1.0MHz	--	2100	--	pF
C_{oss}	Output Capacitance		--	152	--	
C_{rss}	Reverse Transfer Capacitance		--	12	--	

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$t_{d(ON)}$	Turn-on Delay Time	I_D =8.0A V_{DD} = 450V V_{GS} = 10V R_G = 4.7Ω	--	16	--	ns
tr	Rise Time		--	11	--	
$t_{d(OFF)}$	Turn-Off Delay Time		--	50	--	
t_f	Fall Time		--	23	--	
Q_g	Total Gate Charge	I_D =8.0A V_{DD} =450V V_{GS} = 10V	--	47		nC
Q_{gs}	Gate to Source Charge		--	10	--	
Q_{gd}	Gate to Drain (“Miller”)Charge		--	17	--	

Source-Drain Diode Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I_S	Continuous Source Current (Body Diode)	T_C = 25°C	--	--	8	A
I_{SM}	Maximum Pulsed Current (Body Diode)		--	--	32	A
V_{SD}	Diode Forward Voltage	I_S=8.0A,V_{GS}=0V	--	--	1.5	V
trr	Reverse Recovery Time	I_S=8.0A,T_j = 25°C	--	305	--	ns
Qrr	Reverse Recovery Charge	dI_F/dt=100A/us, V_{GS}=0V	--	2.25	--	μC
Pulse width tp≤300μs,δ≤2%						

Symbol	Parameter	Max.	Units
$R_{\theta JC}$	Junction-to-Case	2.19	℃/W
$R_{\theta JA}$	Junction-to-Ambient	100	℃/W

Gate-source Zener diode						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V_{GSO}	Gate-source breakdown voltage	I_{GS}= ±1mA(Open Drain)	30			V
The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.						

[a1]: Repetitive rating; pulse width limited by maximum junction temperature
[a2]: L=20.0mH, I_D=5.8A, Start T_J=25℃
[a3]: I_{SD} =8A,di/dt ≤100A/us,V_{DD}≤$BV_{DS,}$ Start T_J=25℃

Characteristics Curve：

Figure 1. Maximum Effective Thermal Impedance, Junction-to-Case



Figure 2. Maximum Power Dissipation vs Case Temperature



Figure3. Maximum Continuous Drain Current vs Case Temperature



Figure 4. Typical Output Characteristics



Figure5. Typical Drain-to-Source ON Resistance vs Gate Voltage and Drain Current



Figure 6. Maximum Peak Current Capability



Figure 7. Typical Transfer Characteristics



Figure8. Unclamped Inductive Switching Capability



Figure 9. Typical Drain-to-Source ON Resistance vs Drain Current



Figure 10. Typical Drain-to-Source ON Resistance vs Junction Temperature



Figure 11. Typical Breakdown Voltage vs Junction Temperature



Figure 12. Typical Threshold Voltage vs Junction Temperature



Figure 13. Maximum Forward Bias Safe Operating Area



Figure 14. Typical Capacitance vs Drain-to-Source Voltage



Figure 15. Typical Gate Charge vs Gate-to-Source Voltage



Figure 16. Typical Body Diode Transfer Characteristics



Test Circuit and Waveform



Figure 17. Gate Charge Test Circuit



Figure 18. Gate Charge Waveform



Figure 19. Resistive Switching Test Circuit



Figure 20. Resistive Switching Waveforms



Figure 21. Diode Reverse Recovery Test Circuit



Figure 22. Diode Reverse Recovery Waveform



Figure 23. Unclamped Inductive Switching Test Circuit



Figure 24. Unclamped Inductive Switching Waveforms

Package Information



Items	Values(mm)	
	MIN	MAX
A	9.60	10.4
B	15.4	16.2
B1	8.90	9.50
C	4.30	4.90
C1	2.10	3.00
D	2.40	3.00
E	0.60	1.00
F	0.30	0.60
G	1.12	1.42
H	3.40	3.80
	1.60	2.90
L*	12.0	14.0
N	2.34	2.74
Q	3.15	3.55
ϕ P	2.90	3.30

*adjustable

TO-220F Package